










Analog and Digital connector pin assignment is for the connectors, located on the bottom side of the Port Card




Originator	S. Los	
Drawn	S. Los	
Checked		
Approved		
 FERMI NATIONAL ACCELERATOR LABORATORY UNITED STATES DEPARTMENT OF ENERGY		
Title FPIX Port Card 08/01/06		
Size C	Drawing Number FPIX Port Card Aug2006.SCH	Rev
Filename	Sheet 1	of 4



Don't mount R4 and R5, GateKeeper can not drive them



Originator	S. Los	
Drawn	S. Los	
Checked		
Approved		
 FERMION NATIONAL ACCELERATOR LABORATORY UNITED STATES DEPARTMENT OF ENERGY	Title	
	FPix Port Card 08/01/06	
Size	Drawing Number	Rev
C	FPix Port Card Aug2006.SCH	
Filename	Sheet 2 of 4	

Address Table

AOH	
Ch.0 Bias	0x10
Ch.1 Bias	0x11
Ch.2 Bias	0x12
Gain0-2/SEU	0x13
Ch.3 Bias	0x14
Ch.4 Bias	0x15
Ch.5 Bias	0x16
Gain3-5/SEU	0x17

TPLL	
CTR1	0x20
CTR2	0x21
CTR3	0x22
CTR4/CTR5	0x23


Delay 25	
CR0	0x30
CR1	0x31
CR2	0x32
CR3	0x33
CR4	0x34
GSR	0x35

DCU	
CREG	0x50
SHREG	0x51
AREG	0x52
LREG	0x53
TREG	0x54
IDLREG	0x55
IDMREG	0x56
IDHREG	0x57

DOH	
Ch.0 Bias/CLK	0x70
Not Used	0x71
Ch.1 Bias/Data	0x72
Gain/SEU	0x73

DCUF25 Channel Assignment:

Ch.0	Vaa/2
Ch.1	Vdd/2
Ch.2	External RTD (choice of #1, 2, or 3 from Adapter Board)
Ch.3	External RTD (choice of #4, 5, or 6 from Adapter Board)
Ch.4	AOH RTD
Ch.5	PortCard Vpower/2

Originator	S. Los	
Drawn	S. Los	
Checked		
Approved		
	FERMI NATIONAL ACCELERATOR LABORATORY UNITED STATES DEPARTMENT OF ENERGY	
Title	08/01/06	
Size	Drawing Number	Rev
C	FPIX Port Card Aug2006.SCH	
Filename	Sheet	4 of 4