




J1 BACKPLANE HEADER




QIE board power connector
Sullins PPPC102LFBN_RC
Bottom mounted
pin 1 position with QIE pin 1





Pin Diode connections



LED output connections
Coaxial cable: Hirose
H.FL-2LP(A)-111-A-(250)
245mm Minimum length
300mm closest standard length



Board mounting holes









EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7926		
	Project Name: HE Pulser_Rev3#External connections		
Designer: © 2013, SCorkill	Page Description: HE Pulser Rev3		Rev: 3.1
Checked By:	Project Code: HEP083	Date: 5/19/2016	Size: C
Approved:	CAGE Code: 4B817	Sheet: 1 of 13	

PROPRIETARY AND CONFIDENTIAL
The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.








FEASTMP_CLP modules use Samtec FTS-111-03-L-D-x mounted to the bottom of the board with the carrier removed

Rev3
Improved PGood signal for all FEASTMP_CLP and removes FPGA pullups



EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: HE Pulser Rev3#Power systems		
Designer: © 2013, SCorkill	Page Description: HE Pulser Rev3		Rev: 3,1
Checked By:	Project Code: HEP083	Date: 5/19/2016	Size: C
Approved:	CAGE Code: 4B817	Sheet: 2 of 13	


PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.



EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: HE Pulser Rev3#Decoupling			
Designer: © 2013,	Page Description: HE Pulser Rev3			
Checked By:	Project Code:	Rev: 3.1	Size: C	
Approved:	CAGE Code: 4B817	Date: 5/19/2016	Sheet: 3 of 13	

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.







Delay 25 implementation



PROPRIETARY AND CONFIDENTIAL
The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

<p>Electronics Design Laboratory</p>	<p>Electronics Design Laboratory</p> <p>124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826</p>		
	<p>Project Name: HE Pulser Rev3#Delay25</p>		
<p>Designer: © 2013,</p>	<p>Page Description: HE Pulser Rev3</p>		
<p>Checked By:</p>	<p>Project Code:</p>	<p>Rev: 3.1</p>	<p>Size: C</p>
<p>Approved:</p>	<p>CAGE Code: 4B817</p>	<p>Date: 5/19/2016</p>	<p>Sheet: 4 of 13</p>


Bank 0 used for interface with the Delay25 chip which is 2.5V CMOS.
 This bank's I/O Standard is LVCMOS 2.5/5.0 V. This standard is similar to LVCMOS 2.5 V,
 with the exception that it can support up to 3.3 V on the input side (2.5 V output drive).



PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.


<p>EDL Electronics Design Laboratory</p>	<p>Electronics Design Laboratory</p> <p>124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826</p>		
	<p>Project Name: HE Pulser Rev3#A3P1000L</p>		
	<p>Designer: © 2013, Checked By: Approved:</p>		
	<p>Page Description: HE Pulser Rev3</p>		
<p>Project Code:</p>	<p>Rev: 3.1</p>	<p>Size: C</p>	<p>Sheet: 5 of 13</p>
<p>CAGE Code: 48B17</p>	<p>Date: 5/19/2016</p>		

Backplane JTAG address decoding



ProASIC3L Fabric Guide Page 337
 For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible

JTAG header information
 Page 335 ProASIC3L
 Fabric user guide



TCK be tied to GND through a 200 ohm to 1 Kohm resistor. p329

Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin to ensure the test access port (TAP) is held in reset mode. Page 3-4 PA3L_DS.pdf

<p>Electronics Design Laboratory</p>	<p>Electronics Design Laboratory</p> <p>124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826</p>		
	<p>Project Name:</p> <p>HE Pulser Rev3#A3P1000L_JTAG</p>	<p>Page Description:</p> <p>HE Pulser Rev3</p>	<p>Rev:</p> <p>3.1</p>
<p>Designer:</p> <p>© 2013,</p>	<p>Project Code:</p> <p>4B817</p>	<p>Date:</p> <p>5/19/2016</p>	<p>Sheet:</p> <p>6 of 13</p>

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

Revision 1

Sergey V Los version

Revision 2.0 July 2015

EDL prototype released July 2 2015

Revision 2.1

Added 0154005.DR Fuse inbetween V1 and the backplane connector J12.
 Removed ferrite beads from Pin Diode connections.
 Replaced Power Enable logic gates with Rad-Hard MOSFET BST82215.
 Removed the logic gate for Igloo-enable.
 Removed ferrite beads from Pulser Power Regulator outputs.
 Connected vsense (pin 14 documented as NC) to Vout (pins 15, 16) on regulator circuits.
 Changed Bank_0 to +2.5v.
 Changed Bank_2 to +3.3v.
 Replaced 3-input AND on GEO/SEL_ADDRESS's decoding to SN74LVC1G27 3-input NOR.
 Made extra page for documenting changes. (This page)
 Replaced SN74LVC1G08DCKR 2-input AND gates with on-chip logic on FPGA.
 Changed the pin for Debug1-4, and for the two AND gates.
 Changed R97 on I2C buffer from 100k to 5k
 Corrected Symbol pin error on FPGA where Bank2 contained D14 and B15 from Bank1

Revision 2.2 DC-DC converters. October 2015

Combined power supplies from 9 LHC4913s to
 2 LHC4913 and
 4 FEASTMP_CLP DC-DC converters
 Added EDL label
 Added to project Daughter board LMZ31704 DC-DC converter to standin for the
 FEASTMP_CLP until it becomes available in December
 Removed connections to QIE V1 on connector J4

On board modifications to Revision 2.2 (Rev2.3)

November 2015:
 Add voltage divider resister R44 (0602 4.22kohm placed accross U6 Pin 11 and 12)
 LHC4913 (U6) V1 source is is now 3.3VCombined. 3.3V+0.5V Max input for PWR_INH
 Remove R50
 Replace R41 with zero ohm.
 With V1 now 3.3VCombined OCM no longer needs the
 R50 and R41voltage divider to reduce 11V to 3.3V


March 2016:
 FEASTMP_CLP PowerGood sink current <50µA. For FPGA LVTTL 3.3V,
 the pull-up resistor is ~45 kΩ (p191 ProASIC3L Fabric User Guide).
 $V_{IH} = 2V_{min}$ $V_{IL} = 0.8V_{max}$ (p2-22PA3L_DS)
 Using FPGA pullup = $(3.3-0.8)/45k\Omega = 55.5\mu A$. exceeds max sink
 Using 2.5V supply for pullup $(2.5-0.75)/45\mu A = 39k\Omega$.
 Add R53 39kΩ from 2.5V to U5 (1.2V) pin1 (PWR_OK_QIE1.2)
 Add R53 39kΩ from 2.5V to U3 (2.5V) pin1 (PWR_OK_QIE2.5)
 Add R53 39kΩ from 2.5V to U2 (3.3V) pin1 (PWR_OK_QIE3.3)
 Add R53 39kΩ from 2.5V to U4 (5.0V) pin 1 (PWR_OK_QIE5.0)
 FPGA firmware - Remove 3.3V pullup on (in above order) R6, T5, R5, T6

Revision 3 March 2016


Include all Rev2.2 On Board modifications
 Add 5kohm pullups on Delay25 I2C clock and data
 Remove FPGA weak pullups for I2C clock and data
 signal is ok but will be sharper with stronger external pullups.
 FEASTMP_CLP PGood signal should source <50µA from its Vout
 Remove FPGA pullups from FEASTMP_CLP PGood signals. Use with HE Pulser Firmware Rev3.
 Add R53 56.2kΩ from +2.5VCombined to U5 (1.2V) pin1 (PWR_OK_QIE1.2).
 HCAL Phase1 Upgrade meeting 31 March 2016 determined ok to allow 1.2V PGood sig
 (PWR_OK_QIE1.2) to be incorrect if 1.2V FEASTMP_CLP is completely dead i.e. derive pullup
 from +2.5VCombined rather than its +1.2VQIE. Note 1.2V cannot be used because FPGA
 needs >2V for logic high and no rad-hard level shifter is available.
 Add R52 56.2kΩ from +2.5VCombined output to U3 (2.5V) pin1 (PWR_OK_QIE2.5)
 Add R43 75kΩ from +3.3VCombined output to U2 (3.3V) pin1 (PWR_OK_QIE3.3)
 Add R42 100kΩ from +5.0VQIE output to U4 (5.0V) pin 1 (PWR_OK_QIE5.0)
 Add R54 165kΩ from U4 (5.0V) pin 1 (PWR_OK_QIE5.0) to GND.
 Grounding scheme updated. Since Rev2.2 3.3V and 2.5V are combined voltages for HE Pulser and QIE11.
 However, the ground connections still indicated this separation. This revision removes QIE11 and
 Digital_GND and places these on backplane GND (net 0).
 Updated Silkscreen notes to include "Rev3" and
 "Fabricated by TIFR, Mumbai, India" (per email Kajari Mazumdar 28 March 2016)

Revision 3.1 April 2016

Updated FEASTMP_CLP pullup values:
 R53 changed to 61.9kΩ
 R52 changed to 61.9kΩ
 R43 changed to 82.5kΩ
 R42 changed to 127kΩ
 R54 changed to 220kΩ
 Updated silk screen to Rev 3.1

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: HE Pulser Rev3#Changes		
Designer: © 2013,	Page Description: HE Pulser Rev3		
Checked By:	Project Code:	Rev: 3.1	Size: B
Approved:	CAGE Code: 4B817	Date: 5/19/2016	Sheet: 7 of 13

PROPRIETARY AND CONFIDENTIAL
 The information contained in this
 drawing is the sole property of the
 KSU Electronics Design Laboratory.
 Any reproduction in part or as a whole
 without the written permission of the
 EDL Director IS PROHIBITED.



Electronics
Design
Laboratory

Electronics Design Laboratory

124 Burt Hall
Kansas State University
Manhattan, KS 66506
785-532-7826

Project Name:
LHC4913_Circuit(SC1)

Page Description:
HE Pulser Rev3

Project Code:	Rev: 3.1	Size: A
CAGE Code: 4B817	Date: 5/19/2016	Sheet: 8 of 13

PROPRIETARY AND CONFIDENTIAL


The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

Designer:

© 2013,

Checked By:

Approved:



Electronics
Design
Laboratory

Electronics Design Laboratory

124 Burt Hall
Kansas State University
Manhattan, KS 66506
785-532-7826

Project Name:
LHC4913_Circuit(SC2)

PROPRIETARY AND CONFIDENTIAL
The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

Designer:

© 2013,

Checked By:

Approved:

Page Description:

HE Pulser Rev3

Project Code:

CAGE Code:

4B817

Date:

5/19/2016

Rev:


3.1

Size:


A


Sheet:

9 of 13





PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: LED Driver(SC10)		
Designer: © 2013,	Page Description: HE Pulser Rev3		Rev: 3.1
Checked By:	Project Code:	Date: 5/19/2016	Size: C
Approved:	CAGE Code: 4B817	Sheet: 10 of 13	





PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: LED Driver(SC11)		
Designer: © 2013, Checked By:	Page Description: HE Pulser Rev3		Rev: 3.1
Approved:	CAGE Code: 4B817	Date: 5/19/2016	Sheet: 11 of 13



PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: DAC_Channel(SC12)		
Designer: © 2013, Checked By:	Page Description: HE Pulser Rev3		
Approved:	Project Code: 4B817	Date: 5/19/2016	Rev: 3.1 Size: C Sheet: 12 of 13



PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: DAC_Channel(SC13)			
Designer: © 2013,	Page Description: HE Pulser Rev3			Rev: 3.1
Checked By:	Project Code:	Date: 5/19/2016	Sheet: 13 of 13	Size: C
Approved:	CAGE Code: 4B817	Date: 5/19/2016	Sheet: 13 of 13	Size: C