




J1 BACKPLANE HEADER




QIE board power connector
Do not populate
pin 1 position with QIE pin 1





Pin Diode connections



LED output connections




Board mounting holes










EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7926		
	Project Name: HE Pulser_Rev2_2#External connections		
Designer: © 2013, SCorkill	Page Description: HE Pulser Rev2_2		Rev: 2.2
Checked By:	Project Code: HEP083	Date: 10/28/2015	Size: C
Approved:	CAGE Code: 4B817	Sheet: 1 of 13	

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.




EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: HE Pulser Rev2_2#Power systems		
Designer: © 2013, SCorkill	Page Description: HE Pulser Rev2_2		
Checked By:	Project Code: HEP083	Rev: 2.2	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 2 of 13

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.



EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: HE Pulser Rev2_2#Decoupling			
Designer: © 2013,	Page Description: HE Pulser Rev2_2			Rev: 2.2
Checked By:	Project Code:	Date: 10/28/2015	Sheet: 3 of 13	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 3 of 13	Size: C







PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.



PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: HE Pulser Rev2_2#Delay25		
Designer: © 2013,	Page Description: HE Pulser Rev2_2		
Checked By:	Project Code:	Rev: 2.2	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 4 of 13

Bank 0 used for interface with the Delay25 chip which is 2.5V CMOS.
 This bank's I/O Standard is LVCMOS 2.5/5.0 V. This standard is similar to LVCMOS 2.5 V,
 with the exception that it can support up to 3.3 V on the input side (2.5 V output drive).




Incorrect symbol. Pin is on Bank 1

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.


<p>Electronics Design Laboratory</p>	<p>Electronics Design Laboratory</p> <p>124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826</p>		
	<p>Project Name: HE Pulser Rev2_2/A3P1000L</p>		
	<p>Page Description: HE Pulser Rev2_2</p>		
	<p>Designer: © 2013, Checked By: Approved:</p>	<p>Project Code: CAGE Code: Date:</p>	<p>Rev: 2.2</p> <p>Size: C</p> <p>Sheet: 5 of 13</p>

Backplane JTAG address decoding



ProASIC3L Fabric Guide Page 337
 For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible

JTAG header information
 Page 335 ProASIC3L
 Fabric user guide



TCK be tied to GND through a 200 ohm to 1 Kohm resistor. p329

Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin to ensure the test access port (TAP) is held in reset mode. Page 3-4 PA3L_DS.pdf

<p>Electronics Design Laboratory</p>	<p>Electronics Design Laboratory</p> <p>124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826</p>			
	<p>Project Name: HE Pulser Rev2_2#A3P1000L_JTAG</p>		<p>Page Description: HE Pulser Rev2_2</p>	
<p>Designer: © 2013,</p>	<p>Checked By:</p>	<p>Project Code:</p>	<p>Rev: 2.2</p>	<p>Size: C</p>
<p>Approved:</p>	<p>CAGE Code: 4B817</p>	<p>Date: 10/28/2015</p>	<p>Sheet: 6 of 13</p>	

PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

Revision 1

Sergey V Los version

Revision 2.0 July 2015


EDL prototype released July 2 2015

Revision 2.1


Added 0154005.DR Fuse inbetween V1 and the backplane connector J12.
 Removed ferrite beads from Pin Diode connections.
 Replaced Power Enable logic gates with Rad-Hard MOSFET BST82215.
 Removed the logic gate for lgloo-enable.
 Removed ferrite beads from Pulser Power Regulator outputs.
 Connected vsense (pin 14 documented as NC) to Vout (pins 15, 16) on regulator circuits.
 Changed Bank_0 to +2.5v.
 Changed Bank_2 to +3.3v.
 Replaced 3-input AND on GEO/SEL_ADDRESS's decoding to SN74LVC1G27 3-input NOR.
 Made extra page for documenting changes. (This page)
 Replaced SN74LVC1G08DCKR 2-input AND gates with on-chip logic on FPGA.
 Changed the pin for Debug1-4, and for the two AND gates.
 Changed R97 on I2C buffer from 100k to 5k
 Corrected Symbol pin error on FPGA where Bank2 contained D14 and B15 from Bank1

Revision 2.2 DC-DC converters. October 2015

Combined power supplies from 9 LHC4913s to
 2 LHC4913 and
 4 FEASTMP_CLP DC-DC converters
 Added EDL label
 Added to project Daughter board LMZ31704 DC-DC converter to standin for the
 FEASTMP_CLP until it becomes available in December
 Removed connections to QIE V1 on connector J4

 EDL Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: HE Pulser Rev2_2#Changes		
Designer: © 2013, Checked By: Approved:	Page Description: HE Pulser Rev2_2 Project Code: CAGE Code: 4B817 Date: 10/28/2015 Rev: 2.2 Sheet: 7 of 13 Size: C		

PROPRIETARY AND CONFIDENTIAL
The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.



Electronics
Design
Laboratory

Electronics Design Laboratory

124 Burt Hall
Kansas State University
Manhattan, KS 66506
785-532-7826

Project Name:
LHC4913_Circuit(SC1)

Page Description:
HE Pulser Rev2_2

Designer:

© 2013,

Checked By:

Approved:

Project Code:

CAGE Code:

Date:

Rev:

Sheet:


Size:

of

2.2
8 of 13

PROPRIETARY AND CONFIDENTIAL

The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.



Electronics
Design
Laboratory

Electronics Design Laboratory

124 Burt Hall
Kansas State University
Manhattan, KS 66506
785-532-7826

Project Name:
LHC4913_Circuit(SC2)

Page Description:
HE Pulser Rev2_2

Designer:

© 2013,

Checked By:

Approved:

Project Code:

CAGE Code:

Date:
10/28/2015


Rev:
2.2

Size:
C


Sheet:
9 of 13


PROPRIETARY AND CONFIDENTIAL

The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.





PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826		
	Project Name: LED Driver(SC10)		
Designer: © 2013, Checked By:	Page Description: HE Pulser Rev2_2 Project Code:		Rev:
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 10 of 13





PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: LED Driver(SC11)			
Designer: © 2013, Checked By:	Page Description: HE Pulser Rev2_2		Rev:	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 11	of 13




PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: DAC_Channel(SC12)			
Designer: © 2013,	Page Description: HE Pulser Rev2_2			Rev: C
Checked By:	Project Code:	Date: 10/28/2015	Sheet: 12 of 13	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 12 of 13	Size: C



PROPRIETARY AND CONFIDENTIAL
 The information contained in this drawing is the sole property of the KSU Electronics Design Laboratory. Any reproduction in part or as a whole without the written permission of the EDL Director IS PROHIBITED.

 Electronics Design Laboratory	Electronics Design Laboratory 124 Burt Hall Kansas State University Manhattan, KS 66506 785-532-7826			
	Project Name: DAC_Channel(SC13)			
Designer: © 2013,	Page Description: HE Pulser Rev2_2			Rev: C
Checked By:	Project Code:	Date: 10/28/2015	Sheet: 13 of 13	Size: C
Approved:	CAGE Code: 4B817	Date: 10/28/2015	Sheet: 13 of 13	Size: C